RTL Design Engineer [$100-$175/hr]

Senior digital chip design and verification engineers to support an AI evaluation program focused on frontier silicon / chip-design workflows

Two parallel profiles — candidates may apply to either track:

Track 1: RTL Design Engineer

Good Candidature

1. 3–10 years of experience in digital RTL design
2. Strong proficiency in Verilog / SystemVerilog
3. Solid understanding of digital design fundamentals: FSMs, datapaths, pipelines, FIFOs, arbiters, clock/reset domains, bus protocols
4. Experience with ASIC design flows: lint, synthesis, timing analysis, CDC, DFT-aware design
5. Familiarity with common EDA tools for simulation, waveform debug, lint, CDC, synthesis, timing analysis
6. Familiarity with leveraging LLM-based tools to accelerate chip design, RTL development, debug, documentation, or verification workflows
7. Ability to write clear design documentation and communicate technical tradeoffs
8. Experience debugging RTL issues using simulation logs and waveform viewers
9. Strong collaboration skills across architecture, verification, and implementation teams

Nice to Have

1. AMBA protocols (AXI, AHB, APB)
2. Background in one or more of: CPU, GPU / ML accelerator, networking, memory subsystem, PCIe / high-speed IO, SoC interconnect, low-power design
3. Exposure to formal verification or SV/UVM-based design verification

Track 2: Design Verification Engineer

Good Candidaure

1. 3–10 years of experience in design verification
2. Strong proficiency in SystemVerilog and UVM
3. Solid understanding of digital design fundamentals: FSMs, datapaths, pipelines, FIFOs, arbiters, clock/reset domains, bus protocols
4. Experience developing reusable verification components and testbench infrastructure
5. Constrained-random verification, functional coverage, assertions (SVA), coverage closure
6. Familiarity with EDA tools for simulation, waveform debug, coverage analysis, formal verification, regression management
7. Familiarity with LLM-based tools to accelerate verification, debug, test generation, documentation, or coverage analysis
8. Ability to write clear verification plans, debug reports, and technical documentation

Nice to Have

1. AMBA protocols (AXI, AHB, APB)
2. Background in one or more of: CPU, GPU / ML accelerator, networking, memory subsystem, PCIe / high-speed IO, SoC interconnect, low-power verification
3. Reusable verification IP, scoreboards, reference models, coverage-driven regression flows

Are you looking for remote jobs near your area? At Yulys, thousands of employers are looking for exceptional talent like yours. Find a perfect job now.